Synthesis of Safe, QoS Extendible, Application Specific Schedulers for Heterogeneous Real-Time Systems

نویسندگان

  • Christos Kloukinas
  • Sergio Yovine
چکیده

We present a new scheduler architecture, which permits adding QoS policies to the scheduling decisions. We also present a new scheduling synthesis method which allows a designer to obtain a safe scheduler for a particular application. Our scheduler architecture and scheduler synthesis method can be used for heterogeneous applications where the tasks communicate through various synchronisation primitives. We present a prototype implementation of this scheduler architecture and related mechanisms on top of an open-source OS for embedded systems.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Predictability of Fixed-Job Priority Schedulers on Heterogeneous Multiprocessor Real-Time Systems

The multiprocessor Fixed-Job Priority (FJP) scheduling of real-time systems is studied. An important property for the schedulability analysis, the predictability (regardless to the execution times), is studied for heterogeneous multiprocessor platforms. Our main contribution is to show that any FJP schedulers are predictable on unrelated platforms. A convenient consequence is the fact that any ...

متن کامل

Multi-Resource Allocation and Scheduling for Periodic Soft Real-Time Applications

Real-time applications that utilize multiple system resources, such as CPU, disks, and network links, require coordinated scheduling of these resources in order to meet their end-to-end performance requirements. Most state-of-the-art operating systems support at best independent resource allocation and deadline-driven scheduling but lack coordination among multiple heterogeneous resources in th...

متن کامل

FPGA Rapid Prototyping of Application-Specific Processors

In this paper, we show how field programmable gate arrays can be used to generate prototypes of application specific processors for real-time testing and evaluation. In this work, we base our application specific processor on an existing RISC architecture, namely the MIPS-I. Apart from proven performance, this approach allows us to use an existing environment for software development based on q...

متن کامل

Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems

We present the SERRA Run-Time Scheduler Synthesis and Analysis Tool which automatically generates a run-time scheduler from a heterogeneous system-level specification in both Verilog HDL and C. Part of the runtime scheduler is implemented in hardware, which allows the scheduler to be predictable in being able to meet hard real-time constraints, while part is implemented in software, thus suppor...

متن کامل

Run-time Scheduler Synthesis for Hardware-software Systems and Application to Robot Control Design

Hardware-Software Systems and Application to Robot Control Design Vincent Mooney, Toshiyuki Sakamoto & Giovanni De Micheli Computer Systems Lab, Stanford Univ., Stanford, CA 94305 Abstract We present a tool that automatically generates a run-time scheduler for a target architecture from a heterogeneous system-level speci cation in both Verilog HDL and C. Part of the run-time scheduler is implem...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2003